This page has been designed using CSS 2.0. Please click here if your browser does not support this technology.
Questions or comments about the site? Email:
sidseth [at] stanford [dot] edu
From the Publisher:
This comprehensive book sets out in detail how to design
gigahertz-speed radio-frequency integrated circuits in CMOS technology.
Starting with a history of radio to establish a foundation and to
differentiate the discrete era from the IC age, the book reviews
passive RLC networks, the characteristics of IC components, and
transistor models. The design of high-frequency tuned and broadband
amplifiers follows, with an emphasis on approximate methods that
provide important design insight as a complement to simulation results.
Key RF building blocks, such as low-noise amplifiers (LNAs), mixers,
power amplifiers, high spectral purity oscillators, and frequency
synthesizers are studied in detail. The book closes with an examination
of transceiver architectures. With over 350 circuit diagrams and
illustrations, and many homework problems, this will be an ideal
textbook for anyone taking graduate (or advanced undergraduate) courses
in RF electronics, as well as a useful reference for practicing
engineers.
From the Publisher:
Modern wireless communications hardware
is underpinned by RF and microwave design techniques. This insightful
book contains a wealth of circuit layouts, design tips, and practical
measurement techniques for building and testing practical gigahertz
systems. The book covers everything you need to know to design, build,
and test a high-frequency circuit. Microstrip components are discussed,
including tricks for extracting good performance from cheap materials.
Connectors and cables are also described, as are discrete passive
components, antennas, low-noise amplifiers, oscillators, and frequency
synthesizers. Practical measurement techniques are presented in detail,
including the use of network analyzers, sampling oscilloscopes,
spectrum analyzers, and noise figure meters. Throughout the focus is
practical, and many worked examples and design projects are included.
There is also a CD-ROM that contains a variety of design and analysis
programs. The book is packed with indispensable information for
students taking courses on RF or microwave circuits and for practising
engineers.
Improving
the performance of the power amplifier is the most pressing problem
facing designers of modern radio-frequency (RF) transceivers. Linearity
and power efficiency of the transmit path are of utmost importance, and
the power amplifier has proven to be the bottleneck for both. High
linearity enables transmission at the highest data rates for a given
channel bandwidth, and power efficiency prolongs battery lifetime in
portable units and reduces heat dissipation in high-power transmitters.
Cartesian feedback is a power amplifier linearization technique that
acts to soften the tradeoff between power efficiency and linearity in
power amplifiers. Despite its compelling, fundamental advantages, the
technique has not enjoyed widespread acceptance because of certain
implementation difficulties.
Feedback Linearization of RF Power Amplifiers introduces new techniques for overcoming the challenges faced by the designer of a Cartesian feedback system. The theory of the new techniques are described and analyzed in detail. The book culminates with the results of the first known fully integrated Cartesian feedback power amplifier system, whose design was enabled by the techniques described.
Feedback Linearization of RF Power Amplifiers is a valuable reference work for engineers in the telecommunications industry, industry researchers, academic researchers.
The
tremendous growth in wireless and mobile communications has placed
stringent requirements on channel spacing and phase noise of
oscillators. There is a need for a deep understanding of the
fundamental mechanisms governing the process by which device,
substrate, and supply noise turn into jitter and phase noise. Existing
models offer only qualitative insights.
The Design of Low Noise Oscillators offers a new time-variant phase noise model. This model is capable of making quantitative predictions of the phase noise and jitter of different types of oscillators. The model also takes into account the effect of cyclostationary noise sources in a natural way. It details the precise mechanism by which low frequency noise, such as l/f noise, upconverts into close-in phase noise. It also suggests practical methods for suppressing this upconversion, so that oscillators can be built in technologies with poor l/f noise performance such as CMOS or GaAs. The Design of Low Noise Oscillators will be of interest to both analog and digital circuit as well as RF circuit designers.
The
primary goal of this book is to explore techniques for implementing
wireless receivers in an inexpensive CMOS technology. Although the
techniques developed apply somewhat generally across many classes of
receivers, the specific focus of this work is on the Global Positioning
System (GPS). Because GPS provides a convenient vehicle for examining
CMOS receivers, a brief overview of the GPS system and its implications
for consumer electronics is presented.
Of particular interest in the context of this book are embedded GPS applications where a GPS receiver is just one component of a larger system. Widespread proliferation of embedded GPS capability will require receivers that are compact, cheap and low-power.
The Design and Implementation of Low-Power CMOS Radio Receivers will be of interest to professional radio engineers, circuit designers, professors and students engaged in integrated radio research and other researchers who work in the radio field.
There
has been an increasing demand for Wireless Local Area Network (WLAN)
systems in the past few years. New frequency bands are allocated and
new standards are being developed to accommodate higher data rates. The
fast trend of CMOS scaling has provided an opportunity for the
development of low cost integrated WLAN systems.
Frequency synthesizers are one of the main building blocks of wireless transceivers. The high frequency digital frequency dividers in a phase-locked loop (PLL) based frequency synthesizer are among the most challenging blocks to design and usually account for a large percentage of the synthesizer total power dissipation. The successful design and integration of a high frequency PLL demands a comprehensive understanding of wireless systems, RF circuits, and loop stability issues.
This book starts with an overview of WLAN systems and reviews the WLAN market and standards. It then studies PLLs as an essential building block of WLAN receivers, and provides guidelines and engineering recipes for the design of loop filters in high frequency PLLs. Additionally, the book investigates different analog and digital frequency division techniques and introduces injection-locked frequency dividers (ILFDs) as an alternative for conventional frequency dividers. Finally, the book demonstrates a successful design of a fully integrated CMOS frequency synthesizer for a 5 GHz WLAN receiver. This book will be of interest to RF and high-speed analog circuit designers and students as well as wireless engineers.