

Modeling and Characterization of On-Chip Transformers

Sunderarajan S. Mohan, C. Patrick Yue,

Maria del Mar Hershenson,

S. Simon Wong, and Thomas H. Lee

Center for Integrated Systems

Stanford University


OUTLINE

- Motivation
- Background
- On-chip transformer realizations
- Models
- Experimental verification
- Summary

MOTIVATION FOR TRANSFORMER MODELING

- Essential for Radio Frequency Integrated Circuits (RFICs)
- 3-D field solvers are **inconvenient**
 - Numerically expensive and cumbersome
 - Good for **verification** but not for **design**
- **Scalable, analytical models**
 - Design **guidelines** and explore **trade-offs**
 - Circuit **design** and **optimization**

SELF-INDUCTANCE




Quantity	Units
i_1	A
v_1	V
t	s
L_1	H

- $v_1 = L_1 \frac{\partial i_1}{\partial t}$
- nH typical in RF On-chip environment


MUTUAL INDUCTANCE

PSfrag replacements



$$v_2 = M \frac{\partial i_1}{\partial t}$$

TRANSFORMER




- $v_1 = L_1 \frac{\partial i_1}{\partial t} + M \frac{\partial i_2}{\partial t}$

- $v_2 = L_2 \frac{\partial i_2}{\partial t} + M \frac{\partial i_1}{\partial t}$

- Mutual coupling coefficient, $k = \frac{M}{\sqrt{L_1 L_2}}$


- $|k| \leq 1$

NON-IDEAL TRANSFORMER




- $k = \frac{M}{\sqrt{L_1 L_2}} < 1.$
- Series resistance.
- Port-to-port & port-to-substrate capacitances

CONFIGURATIONS




- Three or four terminal device
- Grounded terminals

TAPPED TRANSFORMER



- Low k ($\approx 0.3 - 0.5$)
- High L_1, L_2
- Top metal layer
- Asymmetric
- Low port-to-port capacitance


INTERLEAVED TRANSFORMER



- Medium k ($\approx 0.7 - 0.8$)
- Low L_1, L_2
- Top metal layer
- Symmetric
- Medium port-to-port capacitance

STACKED TRANSFORMER


Top View




- High k (≈ 0.9)
- High L_1, L_2
- Multiple metal layers
- Area efficient
- High port-to-port & port-to-substrate capacitances

elements

Side View



STACKED TRANSFORMER VARIATIONS





- Shift top and bottom spirals laterally or diagonally
- Trade-off lower k for reduced port-to-port capacitance

COMPARISON OF TRANSFORMER REALIZATIONS

Transformer type	Area	Coupling coefficient, k	Self-inductance	Self-resonant frequency
Tapped	High	Low	Mid	High
Interleaved	High	Mid	Low	High
Stacked	Low	High	High	Low


- Non-idealities result in trade-offs
- Optimal choice determined by circuit application
- Transformer **models** needed for comparison

SELF-INDUCTANCE CALCULATION



- Verified by measurements (75) and 3-D field solver simulations (17,000)


TAPPED TRANSFORMER MODEL




- Evaluate $C_{ov,o}$, $C_{ox,o}$, $C_{ox,i}$, $R_{s,o}$ & $R_{s,i}$ by extending previous work
- Use modified Wheeler expression for $L_{s,o}$, $L_{s,i}$
- Calculate M

MUTUAL INDUCTANCE CALCULATION


Single inductor.



Tapped transformer.



Interleaved transformer.



- $L_T = L_1 + L_2 + 2M$

k FOR TAPPED AND INTERLEAVED TRANSFORMERS



1. Find L_1 , L_2 and L_T

2. Determine M from $M = 0.5(L_T - L_1 - L_2)$

3. Evaluate $k = \frac{M}{\sqrt{L_1 L_2}}$


STACKED TRANSFORMER MODEL

ents



- Evaluate C_{ov} , $C_{ox,t}$, C_{oxm} , $C_{ox,b}$, $R_{s,t}$ & $R_{s,b}$ by extending previous work
- Use modified Wheeler expression for $L_{s,t}$, $L_{s,b}$
- Calculate M



CURRENT SHEET APPROACH FOR k



- Reduce complexity by $4n^2$
- Use symmetry
- Derive simple expression using electromagnetic theory

k FOR STACKED TRANSFORMERS

acements



$$d_{\text{norm}} = \frac{\sqrt{x_s^2 + y_s^2}}{AD} = \frac{d_s}{AD}$$

- Metal and oxide thicknesses have only 2nd order effects on k


M FOR STACKED TRANSFORMERS

1. Find L_1 and L_2
2. Determine k
3. Evaluate $M = k\sqrt{L_1L_2}$


ACCURACY OF MODELS

- Lumped model of distributed structure
- Substrate not modeled
- Patterned Ground Shield (PGS)
 - Eliminates resistive and capacitive coupling to substrate
 - Inductive coupling to substrate may degrade performance at high frequencies

EXPERIMENTAL SET-UP






DIE PHOTO



EXPERIMENTAL VERIFICATION: TAPPED

- $OD_o = 290\mu\text{m}$,
 $n_o = 2.5$
- $OD_i = 190\mu\text{m}$,
 $n_i = 4.25$
- $w = 13\mu\text{m}$, $s = 7\mu\text{m}$ PSfrag replacements



ag replacements

Frequency (GHz)



Frequency (GHz)

Frequency (GHz)


EXPERIMENTAL VERIFICATION: STACKED 1

- Stacked transformer with top spiral overlapping bottom one
- $OD = 180\mu\text{m}$, $n = 11.75$,
 $w = 3.2\mu\text{m}$, $s = 2.1\mu\text{m}$
- $x_S = 0\mu\text{m}$, $y_S = 0\mu\text{m}$,
 $d_S = 0\mu\text{m}$

PSfrag replacements



PSfrag replacements



ag replacements

Frequency(GHz)

Frequency(GHz)

Frequency(GHz)

CONTRIBUTIONS

- On-chip transformer models
- Expressions for mutual inductance and mutual coupling coefficient
- Models verified by measurements
- Basis for design and optimization of transformer circuits

ACKNOWLEDGMENTS

IBM fellowship support

NSF contract MIP-9313701

Rockwell International

Dr. Christopher Hull

Dr. Paramjit Singh

Staff of the Stanford Nanofabrication Facility

Industrial Sponsors of the Center for Integrated Systems