

# Impact of a Process Variation on Nanowire and Nanotube Device Performance

Bipul C. Paul, *Senior Member, IEEE*, Shinobu Fujita, *Member, IEEE*, Masaki Okajima, Thomas H. Lee, *Member, IEEE*, H.-S. Philip Wong, *Fellow, IEEE*, and Yoshio Nishi, *Fellow, IEEE*

**Abstract**—In this paper, we present an in-depth analysis of the nanowire and nanotube device performance under process variability. Although every process parameter variation drastically affects the conventional MOSFET performance, we found that nanowire/nanotube FETs are significantly less sensitive to many process parameter variations due to their inherent device structures and geometric properties. It is observed that a two-input NAND gate with nanowire or nanotube FETs shows a more than four times less performance variation than its bulk MOSFET counterpart and about two times less than FinFET devices at the 45 and 32 nm technologies, respectively. In other words, nanowire/nanotube FETs will have a larger margin for process parameter variations than bulk and FinFET devices for an allowable performance variation limit. While it is evident that process variations are going to be a major limiting factor for conventional MOSFET devices in future generations, this analysis is expected to further encourage nanowire and nanotube research for high-performance circuit applications.

**Index Terms**—CNFET performance under variation, nanowire FET performance under variation, process variation.

## I. INTRODUCTION

AS THE conventional silicon technology approaches its limit, several emerging devices such as nanowire FETs (NWFETs) and carbon nanotube FETs (CNFETs) are being extensively studied as possible alternatives [1]–[4]. CNFETs and NWFETs are convincingly shown to have the potential of taking this place in the post silicon era. Consistent device  $I$ – $V$  characteristics suitable for digital circuit applications with superior conductance than conventional silicon MOSFETs have been successfully demonstrated [1], [2], [4]. While inherent characteristics of these devices, such as gate controllability and drive current, are shown to be superior to those of bulk MOSFETs, it is also widely believed that variations in the fabrication process may significantly undermine those advantages. However, we observed that due to their unique geometrical structure, CNFETs and NWFETs are significantly less sensitive to variations in many geometry-related process parameters such

Manuscript received February 27, 2007; revised April 30, 2007. The review of this paper was arranged by Editor M. Reed.

B. C. Paul is with the Center for Integrated Systems, Stanford University, Stanford, CA 94305-4070 USA, and also with Toshiba America Research Inc., San Jose, CA 95131 USA (e-mail: bpaul@tari.toshiba.com).

S. Fujita and M. Okajima are with Toshiba America Research Inc., San Jose, CA 95131 USA.

T. H. Lee, H.-S. P. Wong, and Y. Nishi are with the Center for Integrated Systems, Stanford University, Stanford, CA 94305-4070 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2007.901882

as oxide thickness ( $T_{\text{ox}}$ ) and gate width ( $W$ ), which, on the other hand, significantly affect the performance of conventional MOSFET devices. Consequently, while ever-increasing difficulty in controlling process parameter variations may become the ultimate limiting factor for conventional MOSFET devices in future technologies, carbon nanotube and nanowire devices can conveniently overcome this bottleneck.

In this paper, we provide an in-depth analysis of the performance of CNFETs and NWFETs (both Si and Ge) under process parameter variations and compare them with bulk and FinFET devices. A systematic study considering all major process parameter variations and their impact on the drive current, effective capacitance, and, finally, circuit performance of all four devices is presented to provide a clear understanding of their overall sensitivity to process variations. To the best of our knowledge, this is the first attempt to quantitatively analyze the sensitivity of NWFETs and CNFETs to process parameter variations under a benchmarking scenario with bulk MOSFET and FinFET devices. Though process technologies such as the diameter- and direction-controlled growth are yet to mature, we, however, assume a reasonably matured process; e.g., the variation ( $3\sigma$ ) in a growth parameter such as the diameter is less than 50%, since such a matured process is required for practical use of these new devices in the future. This assumption is reasonable, considering the recent progress [1], [2], [4], and it also enables us to make a fair comparison with existing Si MOSFET devices based on the same dimension of source, drain, and gate areas. We also use a predictive technology model for both bulk and FinFET devices at the 45 and 32 nm technology nodes [5]. A two-input NAND gate with an inverter load is considered for evaluating the overall performance variation to avoid extreme simulation complexity in nanowire and nanotube devices. We show that in both the 45 and 32 nm technologies, NWFET/CNFET devices show a more than four times less performance variation than bulk MOSFET devices and significantly less (i.e.,  $\sim 2\times$ ) than FinFET devices. In other words, for a tolerable performance variation, nanowire and nanotube devices can have much larger allowable process parameter variations than those of bulk and FinFET devices.

The rest of this paper is organized as follows. Section II provides a qualitative discussion on NWFET/CNFET characteristics under a process variation. In Section III, the basic device structures of nanowire and nanotube FETs are described, along with their geometrical dimensions. The models that were used for the simulation of these devices are also briefly discussed. Section IV presents simulation results and discussion, followed by a conclusion in Section V.




Fig. 1. (a) and (b) Schematic cross-sectional view of bulk MOSFET and FinFET devices. (c) Schematic of a nanowire/nanotube FET. (d) Top view of a nanowire/nanotube transistor. Note that  $W$  here is the geometric gate width and *NOT* the effective channel width ( $W_{\text{eff}}$ ). Therefore, it does not affect  $I_{\text{on}}$  and only contributes to the parasitic capacitance.  $W_{\text{eff}}$  in these devices is obtained based on the diameter  $D$  of the tube and the number of tubes  $N$  under the gate. The  $W_{\text{eff}}$  variation is considered through  $D$  and  $N$  variations. Similarly, the variation in the tube/wire orientation is considered through the  $L_{\text{eff}}$  variation. (c) shows the fringe capacitance components specifically to explain the model in Section III-B. We, however, considered the fringe capacitance for all devices in our analysis.

## II. PHYSICAL INSIGHT TO NWFET/CNFET CHARACTERISTICS UNDER A PROCESS VARIATION

Fig. 1 shows the schematic cross-sectional view of bulk MOSFET, FinFET, and top-gated nanowire and nanotube FET devices. Due to superior electrostatic geometry, nanowire and nanotube devices have better electrostatic properties than planar channel devices like bulk MOSFETs and FinFETs. FinFET devices with sandwiched fully depleted thin silicon body between two gates (front and back) has better gate control, resulting in excellent short channel effect immunity, and, hence, is more scalable than the conventional bulk MOSFET. Nanowire and nanotube devices, however, have the best gate control due to cylindrical electrostatic geometry and, hence, have the superior scalability over bulk and FinFET devices. While these devices have better scalability in terms of electrostatic properties, it is also interesting to analyze their sensitivity to process variations. Note that all these devices use lithography technique and, hence, will experience similar parametric variations. Physical dimensions such as the gate thickness, oxide thickness, channel length, and width will vary, affecting the device characteristics. However, their impact on the electrostatic characteristics (mainly drive current and capacitance) of these devices will be different. For example, while a variation in the oxide thickness  $T_{\text{ox}}$  strongly affects the drive current and capacitance of bulk and FinFET devices due to planar geometry, it will, however, have negligible impact on that of NWFET/CNFET devices due to cylindrical geometry. Further, the variation in the gate width  $W$  will not affect the drive current of the NWFET/CNFET devices at all. Note that, here,  $W$  [Fig. 1(d)] is the geometric gate width of nanowire and nanotube transistors and *NOT* the effective channel width  $W_{\text{eff}}$ . Therefore, it does not affect  $I_{\text{on}}$  and only contributes to the parasitic capacitance.  $W_{\text{eff}}$  in these devices depends on the diameter  $D$  of the tube and the

number of tubes  $N$  under the gate. Further, we can also keep sufficiently large gate margins (analogous to poly extension in the MOSFET technology) outside the channel area to ensure all nanotubes under the gate without affecting the device footprint. Note that the width  $W$  in bulk MOSFETs is defined by the active diffusion and not by the poly extension. This will significantly reduce the probability of any nanotube channel to be left out of the gate region, and hence, a variation in  $W$  will not affect the drive current. Similarly, while the dopant fluctuation strongly affects the characteristics of bulk and FinFET devices, the variation in growth-related parameters in nanowire and nanotube FETs such as the diameter will also affect the device characteristics. It has also been demonstrated by using the self-aligned process that nanowire and nanotube devices may not have any gate–source/drain overlap region [1]. Hence, the parasitic capacitance of these devices is dominated mainly by the gate–source/drain fringe (inner and outer) capacitance  $C_{\text{fr}}$  [6]. Therefore, the impact of process parameter variations on the overall capacitance  $C_g$  will be quite different in these devices. In summary, although the source of many parameter variations may be the same, the overall effect is expected to be different in all these devices due to their unique geometrical structures. Table I summarizes the qualitative impact of process parameter variations on the electrostatic characteristics of all four devices. It would now be imperative to quantitatively analyze the performance of these devices under process variation, which is discussed in the following sections.

## III. DEVICE STRUCTURES AND MODELS

In this section, we describe the basic device structures of nanowire and nanotube FETs that are used in our analysis and the corresponding device models for drive current and capacitance.

### A. Device Structures

As shown in Fig. 1(c), top-gated structures of nanowire and nanotube FETs are used in the analysis with no gate–source/drain overlap. Hence, the parasitic capacitance of these devices is considered to be only the gate–source/drain fringe (inner and outer) capacitance  $C_{\text{fr}}$ .  $W_{\text{eff}}$  in these devices is obtained based on the diameter  $D$  of the tube and the number of tubes  $N$  under the gate. The  $W_{\text{eff}}$  variation is considered through  $D$  and  $N$  variations. Similarly, the variation in tube/wire orientation is considered through an effective channel length  $L_{\text{eff}}$  variation. A high- $K$  dielectric (i.e.,  $\text{HfO}_2$ ) is used for all nanowire and nanotube transistors in our analysis. We also assume ohmic source/drain contacts for both nanowire and nanotube FETs.

The process parameters of such devices are divided into two categories, namely, lithography/geometry-related parameters (Table II) and nanowire/nanotube growth-related parameters such as the diameter  $D$ , nanotube chirality, and wire/tube spacing. For a low-voltage operation (as in most digital applications), since the chirality variation in carbon nanotubes does not significantly affect the device electrostatics [7], we therefore neglect chirality of variation in our analysis. The

TABLE I  
SUMMARY OF THE IMPACT OF PROCESS VARIATIONS ON THE ELECTROSTATIC CHARACTERISTICS OF NANOSCALE DEVICES (A QUALITATIVE REPRESENTATION). ONLY DOMINANT PARAMETERS THAT HAVE SUBSTANTIAL IMPACT ON DEVICE CHARACTERISTICS ARE LISTED

Parameters variation	Impact on device characteristics							
	Bulk (MOS)		FinFET		NWFET		CNFET	
	$I_{on}$	$C_g$	$I_{on}$	$C_g$	$I_{on}$	$C_g$	$I_{on}$	$C_g$
$L_{eff}$	Strong	Strong	Weak	Strong	Weak	Weak*	Null	Weak*
$T_{ox}$	Strong	Strong	Strong	Strong	Weak	Weak	Weak	Weak
$W$	Strong	Strong	Strong	Strong	Null	Strong	Null	Strong
Dopant Fluctuation	Strong	Weak	Strong	Weak	X	X	X	X
$L_{un}$	X	X	X	X	Weak	Weak	Weak	Weak
$D$	X	X	X	X	Strong	Weak	Strong	Weak
$T_{si}$ (FinFET)	X	X	Strong	Strong	X	X	X	X

X: Not considered.

\*: The effective capacitance is dominated by fringe capacitance [6] and not the quantum capacitance.

TABLE II  
ALL PARAMETERS ARE CHOSEN EQUIVALENT TO THE 45 nm TECHNOLOGY. MOST PARAMETERS HAVE THEIR USUAL MEANING, WHEREAS  $D$  IS THE TUBE/WIRE DIAMETER,  $T_{si}$  IS THE FINFET BODY THICKNESS,  $H_{sd}$  IS THE SOURCE/DRAIN METAL THICKNESS, AND  $L_{un}$  IS THE GATE-SOURCE/DRAIN UNDERLAP. OPTIMAL NANOWIRE (110 ORIENTATION) AND NANOTUBE DIAMETERS ARE CHOSEN BASED ON [3] AND [8]; WHEREAS, A TYPICAL  $T_{ox}$  [1] IS CHOSEN, CONSIDERING ITS INSIGNIFICANT IMPACT ON  $I_{on}$  (FIG. 2). ALL SIMULATIONS ARE DONE WITH A 0.9-V SUPPLY (EQUIVALENT TO THE 45 nm TECHNOLOGY), EXCEPT FOR FIGS. 10 AND 11(b)

Parameters	Bulk (MOS)	FinFET	CNFET	NWFET
Lithography and geometry related				
$L_{eff}$	~20nm	~20nm	20nm	20nm
$T_{ox}$	1.1nm	1.5nm	8nm	8nm
$W$	100nm	100nm	100nm	100nm
$T_g$	30nm	30nm	30nm	30nm
$L_{sd}$	100nm	100nm	100nm	100nm
$H_{sd}$	X	X	7nm	7nm
$L_{un}$	X	X	2nm	2nm
Growth	$D/T_{si}$	X	$T_{si}=8.4nm$	$D=2nm$
			$D=3nm$	




Fig. 2.  $I_{on}$  versus  $T_{ox}$  of nanowire and nanotube NFETs.  $HfO_2$  was used as an insulator. A work-function difference of 0.45 eV is used for both nanowires and 0 eV for the nanotube.

screening effect due to intertube/interwire spacing variation is also neglected, assuming sufficiently large spacing to avoid interwire coupling. All device parameters are provided in Table II. The parameter values shown in Table II pertain to the 45 nm technology since most analysis results presented in this paper are for this technology, except otherwise mentioned. Optimal diameters of nanotube and nanowires and the orientation (i.e., (110)) of the nanowire are chosen by following the analysis reported in [3] and [8]. Further, we observed that due to the unique geometrical structure, the drive current  $I_{on}$  of CNFETs and NWFETs is a weak function of the oxide thickness  $T_{ox}$  for a wide range (Fig. 2). A typical oxide thickness is thus chosen based on the above observation. A work-function difference of 0.45 eV is also used for all nanowires and 0 eV for the nanotube.

## B. Device Models

All analyses are done, considering ballistic transport in CNFETs and drift-diffusion transport in nanowires. The analytical drive current and capacitance expressions proposed in [9] are used in all SPICE Monte Carlo simulations that involve CNFET devices; whereas, predictive device models [5] are used for the analysis of bulk and FinFET devices under variation. Note that the effect of optical phonons was not considered in the analysis. This is mainly because an analytical device model that is required for statistical analysis was not available, considering the aforementioned effect. However, it is not expected that this will change the outcome of our analysis because optical phonons only change the mean value of the current and has little correlation with process parameter variations.

A quasi-analytical drift-diffusion model of nanowire that was obtained by incorporating the scattering effect into the transport model [10] is used in the analysis. The drift-diffusion current is obtained by analytically integrating the following [11]:

$$I_{ds} = \frac{\mu}{L_{eff}} \int_0^{V_{ds}} Q_{NW}(V_{gs}, V_{ds}) dV \quad (1)$$

where  $\mu$  is the field-dependent mobility, and  $Q_{NW}(V_{gs}, V_{ds})$  is the charge in the nanowire channel obtained, following the approach in [9], as in (2), shown at the bottom of the next page, where  $\alpha$  and  $\lambda$  are the nanowire geometry- and  $V_{ds}$ -dependent parameters, and  $\rho_1$  and  $\rho_2$  are correction factors.  $\phi_{ms}$ ,  $\Psi_T$ , and  $C_{INS}$  are the work function difference, surface potential




Fig. 3. Cross-sectional view of the electrostatic geometry of the fringing field for outer fringe capacitance (Fig. 1). Inner fringe capacitance is also obtained using the equivalent geometry.

at threshold, and gate insulator capacitance, respectively. A detail description of (2) can be found in [10]. The model was also experimentally verified with the  $I$ - $V$  characteristics of a fabricated germanium nanowire PFET device.

As we have mentioned earlier, state-of-the-art nanotube or nanowire devices can be fabricated without any gate-source/drain overlap, and hence, the parasitic capacitance of these devices will be dominated mainly by fringe capacitance [6]. Fig. 3 shows the cross-sectional view of the electrostatic geometry of such a device [see Fig. 1(c)], where the gate electrode metal (height:  $T_g$ ) is separated from the source/drain metal (length:  $L_{sd}$ ) approximately by  $T_{ox} - H_{sd}$  in the vertical direction ( $T_{ox}$ : oxide thickness;  $H_{sd}$ : source/drain metal thickness) and by the thin oxide ( $L_{un}$ ) in the horizontal direction, which is used to isolate the gate metal during source/drain metal deposition. The fringe capacitance  $C_{fr}$  of this geometry can be analytically calculated using the following equation [12]:

$$C_{fr} = \frac{2\varepsilon W}{\pi} \ln \left[ \frac{T_{g,s/d} + \eta T_g + \sqrt{L_{un}^2 + (\eta T_g)^2 + 2T_{g,s/d}\eta T_g}}{L_{un} + T_{g,s/d}} \right] + \frac{k\varepsilon W}{\pi} \ln \frac{\pi W}{\sqrt{L_{un}^2 + T_{g,s/d}^2}} e^{-\left| \frac{L_{un} - T_{g,s/d}}{L_{un} + T_{g,s/d}} \right|} \quad (3)$$

where  $\eta = \exp[(L_{sd} + L_{un} - L_{un}^2 + T_g^2 + 2T_{g,s/d}T_g^{1/2})/\tau L_{sd}]$ , and  $T_{g,s/d} = T_{ox} - H_{sd}$ .  $\varepsilon$  is the permittivity of the medium,  $W$  is the device width, and  $k$  and  $\tau$  are constants. A detailed description about (3) can be found in [12]. In this analysis, we used  $\text{SiO}_2$  as the medium outside the device. We also considered all process parameters as random variables for Monte Carlo simulation in our analysis.




Fig. 4. Sensitivity of  $I_{on}$  of an NFET to (a)  $T_{ox}$  and (b)  $W$  variations.  $I_{on}$  of a FinFET device is less sensitive to the  $W$  variation than a bulk device due to less narrow-width effect; whereas, it is not sensitive in the NWFET/CNFET devices, as explained earlier (see Fig. 1).

## IV. RESULTS AND DISCUSSION

### A. Impact on Drive Current

As we have discussed earlier, unlike conventional MOSFET devices, most lithography-related parameter variations do not significantly affect the drive current of nanowire and nanotube devices due to their unique geometrical structure. For example, although the variation in  $T_{ox}$  and  $W$  drastically affects  $I_{on}$  of bulk MOSFETs,  $I_{on}$  of NWFETs (both Si and Ge) and CNFETs is a weak function of the  $T_{ox}$  variation and is independent of  $W$  (Fig. 4). Note that, as we have mentioned earlier,  $W$  in NWFET/CNFET devices is not the effective channel width and only contributes to the parasitic capacitance without affecting  $I_{on}$  (see Fig. 1). On the other hand, though a FinFET's response to the  $T_{ox}$  variation is similar to that of an NWFET, it, however, has a strong dependence on the  $W$  variation [Fig. 4(b)]. Note also that, in FinFET analysis,  $W$  represents the effective channel width, and hence, its variation significantly affects the transistor drive current. However,

$$Q_{NW} = \beta C_{INS} \cdot \text{lambertw} \left[ \frac{\alpha}{\beta \cdot C_{INS}} e^{(V_{gs} - \phi_{ms})/\beta} \right] \quad \text{for } V_{gs} \leq V_T$$

$$Q_{NW} = C_{INS} \left[ V_{gs} - \phi_{ms} - \psi_T + \frac{(\rho_1 \lambda_1 + C_{INS})}{2\rho_2 \lambda_2} \right] - C_{INS} \frac{[(\rho_1 \lambda_1 + C_{INS})^2 - 4\rho_2 \lambda_2 [\lambda_0 - C_{INS}(V_{gs} - \phi_{ms} - \psi_T)]]^{1/2}}{2\rho_2 \lambda_2} \quad \text{for } V_{gs} > V_T \quad (2)$$




Fig. 5.  $I_{on}$  sensitivity to (a) the  $L_{eff}$  variation and (b) diameter of nanotube/nanowire and body thickness  $T_{si}$  variations of a FinFET. Note that the  $L_{eff}$  variation is attributed to both the wire orientation variation and the lithography variation.

a FinFET is less sensitive to the  $W$  variation than a bulk MOSFET because of its reduced narrow width effect. Further, though  $I_{on}$  of an NWFET is a function of the  $L_{eff}$  variation, the impact is expected to be much less than that on a bulk MOSFET or a FinFET due to a negligible short-channel effect [Fig. 5(a)]. Note that the  $L_{eff}$  variation is attributed to both the wire orientation variation and the lithography variation. On the other hand,  $I_{on}$  of CNFETs will be independent of the  $L_{eff}$  variation, considering ballistic transport. The variation in the diameter  $D$ , however, will considerably affect  $I_{on}$  of both NWFETs and CNFETs [Fig. 5(b)]. The FinFET's negligible sensitivity [Fig. 5(b)] to the body thickness  $T_{si}$  variation is attributed to its relatively large  $T_{si}$  (8.4 nm) in which regime the energy band of the device is substantially constant. Consequently, its overall  $I_{on}$  sensitivity under all parameter variations is comparable to NWFETs/CNFETs, despite its considerable sensitivity to the  $W$  variation (Fig. 6). Note that the random dopant effect on bulk and FinFET devices is also included in the analysis. Overall, due to unique geometrical structures, the drive current of FinFET, nanowire, and nanotube transistors are significantly less sensitive to variations than that of bulk MOSFETs (Fig. 6).

### B. Impact on Capacitance

Parameter variations also affect the device capacitance, which needs to be analyzed to understand the overall impact of a variation on the performance of any device. We have men-




Fig. 6. Overall  $I_{on}$  sensitivity to all parameter variations. A random dopant effect is also included in the bulk and FinFET devices.




Fig. 7. Sensitivity of NWFET/CNFET fringe capacitance to  $T_{ox}$  and source/drain length variations. Due to logarithmic dependence,  $\sigma_{C_{fr}}/\sigma_{T_{ox}}$  is less than 1. The effects of gate thickness  $T_g$  and underlap  $L_{un}$  variations are similar to  $L_{sd}$  and  $T_{ox}$  variations, respectively, due to geometrical symmetry and, hence, are not shown here.

tioned earlier (Section II) that the effective device capacitance in NWFETs/CNFETs is dominated by  $C_{fr}$  [6], and hence, it will be less sensitive to most geometry-dependent parameter variations such as  $L_{sd}$ ,  $L_{un}$ ,  $T_{ox}$ , and  $T_g$  for logarithmic dependence (Fig. 7). However, it strongly depends on the  $W$  variation (Fig. 8). Fig. 9 shows the impact of a variation on the overall gate capacitance  $C_g$ , where the linear change demonstrates the dominance of  $W$ .  $C_g$ 's of NWFET/CNFET devices show less sensitivity than those of bulk MOSFET and FinFET devices due to the absence of overlap capacitance.

### C. Impact on Circuit Performance

Now that we have discussed the effect of process parameter variations on the drive current and capacitance of nanowire




Fig. 8.  $C_{fr}$  sensitivity to the  $W$  variation. Note that  $\sigma_{C_{fr}}$  approximately linearly changes with the  $W$  variation. The linear change is due to the linear dependence of  $C_{fr}$  on  $W$ .




Fig. 9. Overall gate capacitance  $C_g$  sensitivity to all parameter variations. The approximate linear response demonstrates the dominance of the  $W$  variation.  $C_{fr}$  was added to the FinFET device based on [12] because the original model had zero fringe capacitance.




Fig. 10. Delay variation of a two-input NAND with an inverter load at the 32 nm technology node ( $V_{dd} = 0.7$  V and  $3\sigma = 15\%$ ).  $C_{fr}$  of the FinFET device was modified based on [12]. The NWFET result was similar to that of the CNFET but is not shown due to clarity.

and nanotube FETs, it is now imperative to evaluate the circuit performance of these devices under variation. We compare the performance of a two-input NAND gate under variation at the 45 and 32 nm technologies using HSPICE Monte Carlo simulation. To avoid extremely high complexity in HSPICE Monte Carlo simulation using CNFETs and NWFETs, we used a two-input NAND gate with an inverter load for circuit performance evaluation under process variation. Fig. 10 shows the input/output waveform of CNFET, bulk MOSFET, and FinFET circuits with a 15% ( $3\sigma$ ) variation in all process parameters. It can be seen that the performance of both the CNFET and





Fig. 11. Delay variation of a two-input NAND gate with an inverter load. (a) At the 45 nm technology ( $V_{dd} = 0.9$  V). (b) At the 32 nm technology ( $V_{dd} = 0.7$  V).

FinFET devices is significantly less sensitive to process variations than that of the bulk MOSFET. The simulation result of the NWFET was similar to that of the CNFET and is not shown in the figure due to clarity. Further, Fig. 11(a) and (b) compares the delay variation of the aforementioned circuits for different  $3\sigma$  values at the 45 and 32 nm technologies, respectively. It can be observed that both NWFETs and CNFETs show significantly lower sensitivity (four times less) to variations than bulk MOSFET. Though the performance variation of a FinFET device is also much lower than that of a bulk device, it is, however, considerably larger than that of NWFET/CNFET devices. This further confirms the insensitivity of NWFET and CNFET device performance to many geometry/lithography-related process parameters, as discussed earlier.

Another way of interpreting the results shown in Fig. 11 is that, for a particular allowable performance variation, NWFET and CNFET devices have a much larger margin for process variations than that of a Si bulk MOSFET or FinFET device. For example, assuming that the allowable limit of a delay variation for some products using the 32 nm technology is 10% [see the horizontal dotted line in Fig. 11(b)]; while the margins for process variation ( $3\sigma$ ) in Si bulk and FinFET devices are about 7% and 20%, respectively, that of the NWFET or CNFET is much larger than 30%. This suggests that, although the variation in some process parameters of the NWFET or CNFET may be large, there is a unique possibility that these new FETs can be put to practical use to achieve their inherent advantages such as performance and scalability.

## V. CONCLUSION

It is widely believed that process parameter variations are going to drastically limit the prospect of future conventional MOSFET devices and that it will continue to even more severely restrict the performance of emerging devices. However, the analysis above reveals much lower sensitivity of nanotube and nanowire devices to process variations than conventional MOSFETs. We carefully analyzed the impact of process parameter variations on the performance of bulk, FinFET, NWFET, and CNFET devices. It was shown that both NWFET and CNFET devices are significantly less sensitive to stochastic variations such as process-induced variations due to their inherent device structures and geometric properties. This other way implies that for an allowable performance variation, nanowire and nanotube devices will have larger margins for process parameter variations than bulk and FinFET devices. Further, it was shown in [9] that achieving the intrinsic performance advantage of CNFET is quite a challenge in the presence of various parasitics in real circuit layouts. However, the analysis in this paper showed that even if the circuit performance of CNFETs/NWFETs is comparable to conventional complementary metal-oxide semiconductors, these devices will be better off from the system design perspective, because one has to keep lower delay margins due to their significantly less sensitivity to process parameter variations. Hence, one can expect a better overall system performance with CNFET/NWFET devices than their bulk or FinFET counterpart.

## REFERENCES

- [1] A. Javey, J. Guo, D. B. Farmer, Q. Wang, E. Yenilmez, R. G. Gordon, M. Lundstrom, and H. Dai, "Self-aligned ballistic molecular transistors and electrically parallel nanotube arrays," *Nano Lett.*, vol. 4, no. 7, pp. 1319–1322, Jun. 2004.
- [2] Y. Lin, J. Appenzeller, Z. Chen, Z. G. Chen, H. M. Cheng, and P. Avouris, "High-performance dual-gate carbon nanotube FETs with 40-nm gate length," *IEEE Electron Device Lett.*, vol. 26, no. 11, pp. 823–825, Nov. 2005.
- [3] J. Wang, A. Rahman, G. Klimeck, and M. Lundstrom, "Bandstructure and orientation effects in ballistic Si and Ge nanowire FETs," in *IEDM Tech. Dig.*, 2005, pp. 530–533.
- [4] N. Singh *et al.*, "High-performance fully depleted silicon nanowire (diameter  $\leq 5$  nm) gate-all-around CMOS devices," *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 383–386, May 2006.
- [5] [Online]. Available: <http://www.eas.asu.edu/~ptm/>
- [6] B. C. Paul, S. Fujita, M. Okajima, and T. Lee, "Impact of geometry dependent parasitic capacitances on the performance of CNFET circuits," *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 380–382, May 2006.
- [7] J. W. Mintmire and C. T. White, "Universal density of states for carbon nanotubes," *Phys. Rev. Lett.*, vol. 81, no. 12, pp. 2506–2509, Sep. 1998.
- [8] J. Deng and H. S. P. Wong, "A circuit-compatible SPICE model for enhancement mode carbon nanotube field effect transistors," in *Proc. SISPAD*, 2006, pp. 166–169.
- [9] B. C. Paul, S. Fujita, M. Okajima, and T. Lee, "Modeling and analysis of circuit performance of ballistic CNFET," in *Proc. Des. Autom. Conf.*, 2006, pp. 717–722.
- [10] B. C. Paul, R. Tu, S. Fujita, M. Okajima, T. Lee, and Y. Nishi, "A circuit compatible analytical device model for nanowire FET," *IEEE Trans. Electron Devices*, vol. 54, no. 7, pp. 1637–1644, Jul. 2007.
- [11] G. Baccarani and S. Reggiani, "A compact double-gate MOSFET model comprising quantum-mechanical and nonstatic effects," *IEEE Trans. Electron Devices*, vol. 46, no. 8, pp. 1656–1666, Aug. 1999.
- [12] A. Bansal, B. C. Paul, and K. Roy, "Modeling and optimization of fringe capacitance of nanoscale DGMOS devices," *IEEE Trans. Electron Devices*, vol. 52, no. 2, pp. 256–262, Feb. 2005.



**Bipul C. Paul** (S'97–M'01–SM'05) received the B.Tech. and M.Tech. degrees in radiophysics and electronics from the University of Calcutta, West Bengal, India, and the Ph.D. degree from the Indian Institute of Science, Bangalore, India.

He has been a Research Scientist at Toshiba America Research since 2005. His research interest includes device and circuit design for emerging nanotechnology, statistical design, design for yield and reliability, 3-D nanoarchitecture, ROM-based design for high-performance logic, and ultralow power design. Earlier, he was with Alliance Semiconductor, India, where he worked on synchronous DRAM design. From 2000–2005, he was with Purdue University, West Lafayette, as a Postdoctoral Fellow, where he developed several device models and statistical design techniques for nanoscale circuits and memory. He has also developed device and circuit optimization techniques for ultralow power digital subthreshold operation. He is also a Visiting Scientist at Stanford University, Stanford, CA. He has published more than 60 technical papers in international journals and conferences and invented several device and circuit design techniques.

Dr. Paul received National scholarship (India) in 1984, the senior research fellowship award from Council of Scientific and Industrial Research (Government of India) in 1995, the Best Thesis of the Year award in 1999, and the 2006 IEEE Circuits and Systems Society VLSI Transactions Best Paper Award. He has served in the technical program committees of several international conferences, including Design Automation and Test in Europe and IEEE International On-Line Testing Symposium and is presently in the Editorial Board of *Journal of Low Power Electronics*.



**Shinobu Fujita** (M'03) received the S.B., S.M., and Sc.D. degrees in applied physics from the University of Tokyo, Tokyo, Japan, in 1984, 1986, and 1989, respectively.

He joined Toshiba Corporation in 1989, where he worked on the development of high-speed compound semiconductor devices and circuit design and basic research on quantum devices. He has been engaged in nanotechnology based on silicon nanodevices since 1994. Since 1999, he has extended the research area to application, especially for information security and nonvolatile memory. Since 2003, he has been in collaborative work on 3-D circuits based on post-Si devices with Stanford University CIS as a Project Leader of Toshiba. Since 2004, he has also been leading two projects with Caltech, Pasadena, CA, and Toshiba America Research Inc., San Jose, CA.



**Masaki Okajima** received the B.S. and M.S. degrees in electrical engineering from the University of Tokyo, Tokyo, Japan, in 1978 and 1980, respectively.

He joined Toshiba Corporation in 1980, where he was engaged in the research and development of laser diodes and visible-light-emitting diodes at the Corporate Research and Development Center, Kawasaki, Japan. In 1995, he was engaged in the development of liquid-crystal displays, and from 1998 to 2000, he headed the Display Devices and Materials Laboratory of the Corporate Research and Development Center. Since 2002, he has been with Toshiba America Research, Inc., San Jose, CA. His research interests include light emitting devices, display devices and nanoscale electronic devices.



**Thomas H. Lee** (S'87–M'87) received the S.B., S.M., and Sc.D. degrees in electrical engineering from the Massachusetts Institute of Technology, Cambridge, in 1983, 1985, and 1990, respectively.

He joined Analog Devices in 1990, where he was primarily engaged in the design of high-speed clock recovery devices. In 1992, he joined Rambus Inc., Mountain View, CA, where he developed high-speed analog circuitry for 500 MB/s CMOS DRAMs. He has also contributed to the development of PLLs in the StrongARM, Alpha, and AMD K6/K7/K8 microprocessors. He also cofounded Matrix Semiconductor. Since 1994, he has been a Professor of electrical engineering with Stanford University, where he is currently with the Center for Integrated Systems, where his research focus has been on gigahertz-speed wireline and wireless integrated circuits built in conventional silicon technologies, particularly CMOS. He is the author of *The Design of CMOS Radio-Frequency Integrated Circuits* (Cambridge Univ. Press, now in its second edition) and *Planar Microwave Engineering* (Cambridge Univ. Press). He is a coauthor of four additional books on RF circuit design. He is the holder of 43 U.S. patents.

Dr. Lee twice received the "Best Paper" Award at the International Solid-State Circuits Conference (ISSCC), coauthored a "Best Student Paper" at the ISSCC, and was awarded the Best Paper Prize at the IEEE Custom Integrated Circuits Conference. He is also the recipient of a Packard Foundation Fellowship. He is an IEEE Distinguished Lecturer of both the Solid-State Circuits Society and the Microwave Society.



**H.-S. Philip Wong** (S'81–M'82–SM'95–F'01) received the B.Sc.(Hons.) degree from the University of Hong Kong, Hong Kong, in 1982, the M.S. degree from the State University of New York, Stony Brook, in 1983, and the Ph.D. degree from Lehigh University, Bethlehem, PA, in 1988, all in electrical engineering.

He joined the IBM T. J. Watson Research Center, Yorktown Heights, NY, in 1988. While at IBM, he worked on CCD and CMOS image sensors, double-gate/multigate MOSFETs, device simulations for advanced/novel MOSFETs, strained silicon, wafer bonding, ultra-thin-body SOIs, extremely short gate FETs, germanium MOSFETs, carbon nanotube FETs, and phase change memory. He held various positions from Research Staff Member to Manager, to Senior Manager. While he was a Senior Manager, he had the responsibility of shaping and executing IBM's strategy on nanoscale science and technology, as well as exploratory silicon devices and semiconductor technology. In September 2004, he joined Stanford University, Stanford, CA, as a Professor of electrical engineering, where he is currently with the Center for Integrated Systems. His research interests are in nanoscale science and technology, semiconductor technology, solid-state devices, and electronic imaging. He is also interested in exploring new materials, novel fabrication techniques, and novel device concepts for future nanoelectronics systems. Novel devices often require new concepts in circuit and system designs. His research also includes explorations into circuits and systems that are device driven. His present research covers a broad range of topics, including carbon nanotubes, semiconductor nanowires, self-assembly, exploratory logic devices, and novel memory devices.

Dr. Wong serves on the IEEE Electron Devices Society (EDS) as an elected AdCom Member. He serves on the IEEE International Electron Devices Meeting (IEDM) Committee from 1998 to 2007 and was the Technical Program Chair in 2006 and the General Chair in 2007. He served on the International Solid-State Circuits Conference (ISSCC) Program Committee from 1998 to 2004 and was the Chair of the Image Sensors, Displays, and MEMS Subcommittee from 2003 to 2004. He is the Editor-in-Chief of the IEEE TRANSACTIONS ON NANOTECHNOLOGY in 2005–2006. He is a Distinguished Lecturer of the IEEE EDS and Solid-State Circuit Society. He has taught several short courses at the IEDM, ISSCC, Symposium on VLSI Technology, SOI conference, ESSDERC, and SPIE conferences. He is a member of the Emerging Research Devices Working Group of the International Technology Roadmap for Semiconductors (ITRS).



**Yoshio Nishi** (SM'82–F'88) received the B.S. degree in material science from Waseda University, Tokyo, Japan, and the Ph.D. degree in electronics engineering from the University of Tokyo, Tokyo, respectively.

He has been a Professor with the Department of Electrical Engineering (research) and also with the Department of Material Science and Engineering, Stanford University, Stanford, CA, since May 2002. He also serves as the Director of the Stanford Nanofabrication Facility of the National Nanotechnology Infrastructure Network of the U.S. and the Director of Research of the Center for Integrated Systems, Stanford University. He joined Toshiba R&D in the areas of research for semiconductor device physics and interfaces mostly in silicon, resulting in the discovery of the ESR Pb center at the SiO<sub>2</sub>–Si interface, the first 256-bit MNOS nonvolatile RAM, the SOS 16-bit microprocessor, and the world's first 1-Mb CMOS DRAM. He moved to Hewlett-Packard as the Director of the Silicon Process Laboratory in 1986, followed by establishing the ULSI Research Laboratory, where he was the Founding Director. In 1995, he joined Texas Instruments Incorporated as a Senior VP and the Director of Research and Development for the semiconductor group and implemented new R&D models for silicon technology development, followed by establishing the Kilby Center. During 1995–2002, he served the Semiconductor Research Corporation and International Sematech as a Board Member, the National Nanotechnology Initiative Panel, the MARCO Governing Council, etc. His research interests include nanoelectronic devices and materials, including metal gate/high-*K* MOSs, device layer transfers for 3-D integration, nanowire devices, and resistance change nonvolatile memory materials and devices. He is the author of more than 200 papers in international journals and conference proceedings and is a coauthor or editor of nine books. He is the holder of more than 70 patents in the U.S. and Japan.

Dr. Nishi is an Affiliate Member of the Science Council of Japan. He is also a member of the Japan Society of Applied Physics and the Electrochemical Society. He has recently received several awards, including the 1995 IEEE Jack Morton Award and the 2002 IEEE Robert Noyce Medal.