



SP 22.3: A 12mW Wide Dynamic Range GPS Receiver Front-End

*Arvin R. Shahani, Derek K. Shaeffer and
Thomas H. Lee
Stanford University*

Typical GPS Receiver




Die Photo





The LNA


LNA Schematic



DC Biasing



LNA Half-Circuit




$$\text{Re}\{Z_{in}\} = \left(\frac{g_{m1}}{C_{gs1}} \right) L_1 \approx \omega_T L_1$$


$$g_{m \text{ input stage}} = \frac{1}{2\omega_s L_1}; \text{ for GPS } \omega_s = 10 \text{ Grad/s}$$

Minimum Noise Figure

$$P_d = 12\text{mW}$$



Traditional CMOS Noise Model




- Channel thermal noise is dominant

$$\overline{i_d^2} = 4kTB \gamma g_{d0}$$


- Gate resistance minimized by good layout

Induced Gate Effects



[Aldert van der Ziel, *Noise in Solid State Devices and Circuits*, John Wiley & Sons, New York, 1986]

Augmented CMOS Noise Model




- $$g_g = \frac{\omega^2 C_{gs}^2}{5g_{d0}}$$

- Short channel effects are accounted for by $\delta \Rightarrow \overline{i_g^2} = 4kTB \delta g_g$

Minimum Noise Figure

$P_d = 12\text{mW}$



On-Chip Spiral Inductors


- Constraints

- Only M1 / M2 available → Low Q
Low SRF


- Bandages

- Strap M1 to M2 throughout
- Segment substrate with n-well

* Want at least 3 metal layers!



LNA Measurement Results



LNA Big Picture


- **Must include gate noise**
- **An optimum device exists for a fixed power dissipation in the inductively degenerated common source LNA**
- **Performance of CMOS LNA is satisfactory for a GPS receiver**

The Mixer


Principle of Operation

Time Domain


Input






Mixing Function



Output




Frequency Domain




Desired Output


Transistor Switches



Lateral-Flux Capacitor (LFC)



Fractal Capacitor



Simulated and Extracted C

- Parallel plate capacitance


$$C_{PP} = 20\text{fF}$$

- Maxwell simulation of unit cell

$$C_{P1/P2} = 37\text{fF} = 1.85 * C_{PP}$$

- Extraction of unit cell

$$C_{EX} = 45\text{fF} = 2.25 * C_{PP}$$




LFC Summary

- **Area efficient**
(extracted different pattern which has $C_{P1/P2} = 5 * C_{PP}$)
- **Linear**
(metal to metal capacitor)
- **Matched top and bottom plate parasitic capacitance**

Mixer Measurement Results

$f_1 = 1.575\text{GHz}$, $f_2 = 1.585\text{GHz}$



Mixer Big Picture

- **Downconversion is achieved on very low power**
- **Excellent linearity allowing the LNA/mixer combination to have well matched dynamic ranges**

Performance Summary

Low-Noise Amplifier

Frequency	1.575GHz
Noise Figure	3.8dB
S21	17dB
S12	< -52dB
IP3 (Input)	-6dBm
1dB Compression (Input)	-20dBm

Mixer

LO Frequency	1.4GHz
LO Amplitude	300mV
Voltage Conversion Gain	-3.6dB
IP3 (Input)	10dBm
1dB Compression (Input)	-5dBm
Noise Figure (SSB)	~10dB


Power Dissipation
Supply Voltage
Technology
Die Area

12mW
1.5V
0.35 μ m CMOS, 2-metal, 1-poly
0.84mm²

Die Photo

Spiral Inductors

LFC Capacitor



Conclusions

- **Differential LNA exhibits significantly better reverse isolation compared to single-ended version (important for system integration)**
- **CMOS is viable for communications systems operating in the 1-3GHz range**

Acknowledgements

Digital Equipment Corporation

Dan Dobberpuhl

Bjorn Zetterlund

Vitesse Semiconductor

Norm Hendrickson