Modeling and Characterization of On-Chip Transformers

Sunderarajan S. Mohan, C. Patrick Yue, Maria del Mar Hershenson, S. Simon Wong, and Thomas H. Lee

Center for Integrated Systems, Stanford University, Stanford, CA 94305

Abstract

We present a scalable analytical model for on-chip transformers that is suitable for design optimization and circuit simulation. We also provide simple and accurate expressions for evaluating the self inductance and the mutual coupling coefficient \( k \). The model agrees very well with measurements for a variety of transformer configurations.

1 Introduction

The rising demand for low-cost radio frequency integrated circuits (RF-ICs) has generated tremendous interest in on-chip passive components. Transformers are important elements in RF designs for impedance conversion, impedance matching and bandwidth enhancement. Although on-chip transformers have been employed in RF-ICs [1, 2], models for providing design guidelines have not been reported. In this paper, we present an analytical model for monolithic transformers that is suitable for circuit simulation and design optimization. We also provide simple expressions for calculating the mutual coupling coefficient \( k \).

We first discuss different on-chip transformers and discuss their advantages and disadvantages (§2). We then present an analytical model along with expressions for the elements in it and the mutual coupling coefficient (§3). In §4 we present experimental verification for the model and finally summarize our findings in §5.

2 Monolithic Transformer Realizations

Fig. 1 illustrates three common configurations of monolithic transformers. The different realizations offer varying trade-offs among the self inductance and series resistance of each port, the mutual coupling coefficient, the port-to-port and port-to-substrate capacitances, resonance frequencies, symmetry and area. Our models and coupling expressions allow these tradeoffs to be systematically explored, thereby permitting transformers to be customized for a variety of circuit design requirements.

The desired characteristics for a transformer are application dependent. Transformers can be configured as three or four terminal devices. They may be used for narrowband or broadband applications. For example, in single sided to differential conversion, the transformer might be used as a four terminal narrowband device. In this case, a high mutual coupling coefficient and high self-inductance are desired along with low series resistance. On the other hand, for bandwidth extension applications, the transformer is used as a broadband three terminal device. In this case, a small mutual coupling coefficient and high series resistance are acceptable while all capacitances need to be minimized [3].

The tapped transformer (Fig. 1.a) is best suited for three-port applications. It permits a variety of tapping ratios to be realized. This transformer relies only on lateral magnetic coupling. All windings can be implemented with the top metal layer, thereby minimizing port-to-substrate capacitances. Since the two inductors occupy separate regions, the self-inductance is maximized while the port-to-port capacitance is minimized. Unfortunately, this spatial separation also leads to low mutual coupling \( k \approx 0.3 \sim 0.5 \).

The interleaved transformer (Fig. 1.b) is best suited for four-port applications that demand symmetry. Once again, capacitances can be minimized by implementation on top level metal so that high resonant frequencies may be realized. The interleaving of the two inductances permit moderate coupling \( k \approx 0.7 \) to be achieved at the cost of reduced self-inductance. This coupling may be increased at the cost of higher series resistance by reducing the turn width \( w \) and spacing \( s \).

The stacked transformer (Fig. 1.c) uses multiple metal layers and exploits both vertical and lateral magnetic coupling to provide the best area efficiency, the highest self-inductance and highest coupling \( k \approx 0.9 \). This configuration is suitable for both three and four terminal configurations. The main drawback is the high port-to-port capacitance, or equivalently a low self-resonance frequency. In some cases, such as narrowband impedance transformers, this capacitance may be incorporated as part of the resonant circuit. Also, in modern multi-level processes, the capacitance can be reduced by increasing the oxide thickness between spirals. For example, in a five metal process, 50 \(- 70\%\) reductions in port-to-port capacitance can be achieved by implementing the spirals on layers five and three instead of five and four. The increased vertical separation will reduce \( k \) by less than 5%. One can also trade off reduced coupling for reduced capacitance by displacing the centers of the stacked inductors (Fig. 1.d, 1.e).

3 Analytical Transformer Model

Fig. 2 presents the analytical models for tapped and stacked transformers. The expressions for the series resistances \( R_{s1}, R_{s2}, R_{s3}, R_{s4} \), the port-substrate capacitances \( C_{ss1}, C_{ss2}, C_{ss3}, C_{ss4} \), and the crossover capacitances \( C_{c1s}, C_{c2s}, C_{c3s}, C_{c4s} \) are taken from [4]. Note that the model accounts for the increase in series resistance with frequency due to skin effect. Patterned ground shields (PGS) are placed beneath the transformers to isolate them from resistive and capacitive coupling to the substrate [5]. As a result, the substrate parasitics can be neglected.
The inductance values are computed using a modified version of Wheeler’s formula [6]. This expression does not take into account the variation in inductance due to conductor thickness and frequency. In practical inductor and transformer realizations, the thickness is small compared to the lateral dimensions of the coil and has only a small impact on the inductance. For typical conductor thickness variations (0.5μm–2.0μm), the change in inductance is within a few percent for practical inductor geometries. The inductance also changes with frequency due to changes in current distribution within the conductor. However, over the useful frequency range of a spiral, this variation is negligible [4]. When compared to field solver simulations, the inductance expression exhibits a maximum error of 8% over a broad design space (OD varying from 100μm to 480μm, L varying from 0.5nH to 100nH, w varying from 2μm to 0.3OD, s varying from 2μm to w and ID varying from 0.2OD to 0.8OD).

For the tapped transformer, the mutual inductance is determined by first calculating the inductance of the whole spiral (L_T), the inductance of the outer spiral (L_o), the inductance of the inner spiral (L_i), and then using the expression M = (L_T - L_o - L_i)/2. For the stacked transformer, the spirals have identical lateral geometries and therefore identical inductances. In this case, the mutual inductance is determined by first calculating the inductance of one spiral (L_s), the coupling coefficient (k) and then using the expression M = kL_s. In this last case the coupling coefficient is given by k ≈ (0.9 - d_b/AD) for d_b < 0.7AD, where d_b is the center-to-center spiral distance and AD is the average diameter of the spirals. As d_b increases beyond 0.7AD, the mutual coupling coefficient becomes harder to model. Eventually, k crosses zero and reaches a minimum value of approximately -0.1 at d_b ≈ AD. As d_b increases further, k asymptotically approaches zero. At d_b ≈ 2AD, k ≈ -0.02, indicating that the magnetic coupling between closely spaced spirals is negligible.

The self inductances, series resistances and mutual inductances are independent of whether a transformer is used as a three or four terminal device. The only elements that require recomputation are the port-to-port and port-to-substrate capacitances. This situation is analogous to that of a spiral inductor being used as a single or dual terminal device.

4 Experimental Verification

The measurements were conducted on structures designed for operation as three terminal devices. One of the ports was grounded while the other two ports were terminated in the 50Ω environment of the test equipment. Two-port S-parameter measurements were obtained using an HP8720B Network Analyzer and coplanar ground-signal-ground probes.

The expression for k is verified in the experiment shown in Fig. 3, which plots the coupling coefficient between two stacked 20nH spirals as a function of shift. Good agreement between measured and modeled values of k (Fig. 3) is observed. In practical transformers, the lateral dimensions are much larger than the vertical dimensions. In such cases, variations in the vertical dimension result in k changing by less than 10% and can therefore be neglected.

The predictions of the analytical models were compared with measurements for a variety of transformers. Fig. 4 shows good agreement for a tapped transformer (L_o=3nH, L_i=2nH, k=0.35) fabricated on a quartz substrate which has negligible parasitic capacitances. Fig. 5 — 7 show good agreement for stacked transformers (L_o=20nH, L_i=20nH) with various shifts (k=0.9, k=0.55, k=0.3). The stacked transformers are fabricated on the third and second layers of a triple-metal 0.5μm CMOS epi-process with the patterned ground shields (PGS) being implemented on the polysilicon layer.

Just as in the modeling of any distributed system, the lumped circuit model breaks down at higher frequencies. The model is accurate up to the self-resonance frequencies of the individual ports, which is the useful range for transformers applications. The close match between measured and modeled S-parameters over a wide range of coupling coefficients, processes and configurations confirms the accuracy, scalability and robustness of the models presented.

5 Conclusions

We have presented an analytical model for on-chip transformers. The model has been compared to measurement results over a variety of configurations, processes and coupling coefficients. The predicted and measured S-parameters show very good agreement. The model is scalable and robust and can be easily incorporated in an optimization algorithm.

6 Acknowledgments

The authors are grateful to Dr. Christopher Hull and Dr. Paramjit Singh for help during layout and to Rockwell Inc. for fabricating the dice. Finally, they would like to thank the Stanford Nanofabrication Facility staff for their assistance in processing. This work has been supported in part by the industrial sponsors of the Center for Integrated Systems and NSF contract MIP-9313701.

References

Figure 1: On-chip transformer realizations. (a) Tapped, (b) interleaved, (c) stacked with top spiral overlapping the bottom one, (d) stacked with top and bottom spirals laterally shifted, (e) stacked with top and bottom spirals diagonally shifted.

Figure 2: Analytical models for transformers. (ρ=DC metal resistivity, \(\delta\)=skin depth, \(t_{ox,t}\)=oxide thickness from top metal to substrate, \(t_{ox,b}\)=oxide thickness from bottom metal to substrate, \(t_{ox,\text{overlap}}\)=oxide thickness from top level metal to bottom level metal, \(k\) is the coupling coefficient, \(n\)=number of turns, OD=outer diameter, AD=average diameter(=\((OD+ID)/2\)), ID=inner diameter, \(L\)=length of spiral, \(w\)=turn width, \(t\)=metal thickness, \(A\)=area, \(A_{\text{overlap}}\)=overlapped area of top and bottom spirals, \(d_b\)=center-to-center spiral distance).

\[
\begin{align*}
L_T &= \frac{2\sqrt{2} \mu_0 \text{AD}^2}{\text{OD}^2 - \text{ID}^2} \\
L_0 &= \frac{2\sqrt{2} \mu_0 \text{AD}^2}{\text{OD}^2 - \text{ID}^2} \\
L_d &= \frac{2\sqrt{2} \mu_0 \text{AD}^2}{\text{OD}^2 - \text{ID}^2} \\
M &= \frac{L_d - L_t}{L_d} \cdot \frac{1}{\left(1 - \frac{\delta}{\text{OD}}\right)} \\
R_{b,t} &= \frac{1}{\left(1 - \frac{\delta}{\text{OD}}\right)} \\
R_{b,b} &= \frac{1}{\left(1 - \frac{\delta}{\text{ID}}\right)} \\
C_{\text{ox,t}} &= \frac{\text{eg} \cdot \frac{t_{ox,b}}{2} \cdot L_d \cdot w}{2} \\
C_{\text{ox,b}} &= \frac{\text{eg} \cdot \frac{t_{ox,b}}{2} \cdot (L_d + b) \cdot w}{2} \\
C_{\text{ox,\text{overlap}}} &= \frac{\text{eg} \cdot \frac{t_{ox,\text{overlap}}}{2} \cdot \frac{\delta}{\text{OD}} \cdot L \cdot w \cdot A_{\text{overlap}}}{A} \\
C_{\text{ox,t}} &= \frac{\text{eg} \cdot \frac{t_{ox,b}}{2} \cdot L \cdot w}{2} \\
C_{\text{ox,b}} &= \frac{\text{eg} \cdot \frac{t_{ox,b}}{2} \cdot \frac{\delta}{\text{ID}} \cdot L \cdot w}{2} \\
C_{\text{ox,\text{overlap}}} &= C_{\text{ox,t}} + C_{\text{ox,b}} \\
L_t &= \frac{2\sqrt{2} \mu_0 \text{AD}^2}{\text{OD}^2 - \text{ID}^2} \\
L_b &= \frac{L_t}{k} \\
k &= \frac{d_b}{2} \cdot \frac{\text{eg} \cdot \frac{t_{ox,b}}{2} \cdot \frac{\delta}{\text{OD}} \cdot L \cdot w \cdot A_{\text{overlap}}}{A} \\
R_{b,t} &= \frac{1}{\left(1 - \frac{\delta}{\text{OD}}\right)} \\
R_{b,b} &= \frac{1}{\left(1 - \frac{\delta}{\text{ID}}\right)} \\
C_{\text{ox,t}} &= \frac{\text{eg} \cdot \frac{t_{ox,b}}{2} \cdot L \cdot w}{2} \\
C_{\text{ox,b}} &= \frac{\text{eg} \cdot \frac{t_{ox,b}}{2} \cdot \frac{\delta}{\text{ID}} \cdot L \cdot w}{2} \\
C_{\text{ox,\text{overlap}}} &= C_{\text{ox,t}} + C_{\text{ox,b}} \\
\end{align*}
\]

Figure 3: Coupling coefficient (\(k\)) versus normalized shift (\(d_{\text{norm}}\)) for 20nH inductors on a patterned ground shield [5]. (\(n=1.75\), OD = 180 \(\mu\)m, \(w=3.2 \mu\)m, AD = 120 \(\mu\)m, \(l_b=2.1 \mu\)m, \(t_b=0.6 \mu\)m, \(\rho_1=3 \mu\Omega \cdot \text{cm}, \rho_2=5 \mu\Omega \cdot \text{cm}, t_{\text{ox,t}}=3.5 \mu\text{m}, t_{\text{ox,b}}=2.2 \mu\text{m}, t_{\text{ox,\text{overlap}}}=0.8 \mu\text{m})

<table>
<thead>
<tr>
<th>(x_b) ((\mu\text{m}))</th>
<th>(y_b) ((\mu\text{m}))</th>
<th>(d_b = \sqrt{x_b^2 + y_b^2})</th>
<th>(d_{\text{norm}} = \frac{d_b}{\sqrt{x_b^2 + y_b^2}})</th>
<th>(k_{\text{predict}} = \frac{0.9 - d_{\text{norm}}}{0.9})</th>
<th>(k_{\text{meas}})</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.9</td>
</tr>
<tr>
<td>B</td>
<td>8</td>
<td>8</td>
<td>11</td>
<td>0.69</td>
<td>0.81</td>
</tr>
<tr>
<td>C</td>
<td>42</td>
<td>0</td>
<td>42</td>
<td>0.35</td>
<td>0.55</td>
</tr>
<tr>
<td>D</td>
<td>57</td>
<td>0</td>
<td>57</td>
<td>0.48</td>
<td>0.42</td>
</tr>
<tr>
<td>E</td>
<td>50</td>
<td>50</td>
<td>71</td>
<td>0.59</td>
<td>0.31</td>
</tr>
</tbody>
</table>
Figure 4: Tapped transformer on quartz wafer. ($n_o = 2.5$, $n_i = 4.25$, OD_o = 290µm, OD_i = 190µm, AD_o = 247µm, AD_i = 112µm, $w = 13$µm, $t = 2$µm, $\rho = 3\mu\Omega \cdot $cm, $t_{ox} = 3.5$µm, $t_{wax} - b = 0.8$µm).

Figure 5: Stacked transformer on PGS with top spiral overlapping the bottom one. (Transformer A in Fig. 3).

Figure 6: Stacked transformer on PGS with top and bottom spirals laterally shifted. (Transformer C in Fig. 3).

Figure 7: Stacked transformer on PGS with top and bottom spirals diagonally shifted. (Transformer E in Fig. 3).